The TC29x product family has the following features: • High Performance Microcontroller with three CPU cores • Two 32-bit super-scalar TriCore CPUs (TC1.6P), each having the following features: – Superior real-time performance – Strong bit handling – Fully integrated DSP capabilities – Multiply-accumulate unit able to sustain 2 MAC operations per cycle – up to 300 MHz operation at full temperature range – up to 120 / 240 Kbyte Data Scratch-Pad RAM (DSPR) – up to 32 Kbyte Instruction Scratch-Pad RAM (PSPR) – 16 / 32 Kbyte Instruction Cache (ICACHE) – 8 Kbyte Data Cache (DCACHE) • Lockstepped shadow cores for TC1.6P core 1 • Multiple on-chip memories – All embedded NVM and SRAM are ECC protected – up to 8 Mbyte Program Flash Memory (PFLASH) – up to 768 Kbyte Data Flash Memory (DFLASH) usable for EEPROM emulation – 32 Kbyte Memory (LMU) – BootROM (BROM) • 128-Channel DMA Controller with safe data transfer • Sophisticated interrupt system (ECC protected) • High performance on-chip bus structure – 64-bit Cross Bar Interconnect (SRI) giving fast parallel access between bus masters, CPUs and memories – 32-bit System Peripheral Bus (SPB) for on-chip peripheral and functional units – One bus bridge (SFI Bridge) • Safety Management Unit (SMU) handling safety monitor alarms • Memory Test Unit with ECC, Memory Initialization and MBIST functions (MTU) • Hardware I/O Monitor (IOM) for checking of digital I/O • Versatile On-chip Peripheral Units – Four Asynchronous/Synchronous Serial Channels (ASCLIN) with hardware LIN support (V1.3, V2.0, V2.1 and J2602) up to 50 MBaud – Six Queued SPI Interface Channels (QSPI) with master and slave capability up to 50 Mbit/s – High Speed Serial Link (HSSL) for serial inter-processor communication up to 320 Mbit/s – Two serial Micro Second Bus interfaces (MSC) for serial port expansion to external power devices – Two MultiCAN+ Module with 6 CAN nodes and 384 free assignable message objects for high efficiency data handling via FIFO buffering and gateway data transfer – 15 Single Edge Nibble Transmission (SENT) channels for connection to sensors – Up to two FlexRayTM modules with 2 channels (E-Ray) supporting V2.1 – One Generic Timer Module (GTM) providing a powerful set of digital signal filtering and timer functionality to realize autonomous and complex Input/Output management – One Capture / Compare 6 module (Two kernels CCU60 and CCU61) TC290 / TC297 / TC298 / TC299 – One General Purpose 12 Timer Unit (GPT120) – Five channel Peripheral Sensor Interface conforming to V1.3 (PSI5) – Peripheral Sensor Interface with Serial PHY (PSI5-S) – Inter-Integrated Circuit Bus Interface (I2C) conforming to V2.1 – Optional IEEE802.3 Ethernet MAC with RMII and MII interfaces (ETH) • Versatile Successive Approximation ADC (VADC) – Cluster of 11 independent ADC kernels – Input voltage range from 0v to 5.5V (ADC supply) • Delta-Sigma ADC (DSADC) – Ten channels • Digital programmable I/O ports • On-chip debug support for OCDS Level 1 (CPUs, DMA, On Chip Buses) • Dedicated Emulation Device chip available – multi-core debugging, real time tracing, and calibration – Aurora Gigabit Trace Port (AGBT) on some variants – four/five wire JTAG (IEEE 1149.1) or DAP (Device Access Port) interface • Power Management System and on-chip regulators • Clock Generation Unit with System PLL and Flexray PLL • Embedded Voltage Regulator